N
Ney Calazans
Researcher at Pontifícia Universidade Católica do Rio Grande do Sul
Publications - 168
Citations - 3325
Ney Calazans is an academic researcher from Pontifícia Universidade Católica do Rio Grande do Sul. The author has contributed to research in topics: Network on a chip & Asynchronous communication. The author has an hindex of 28, co-authored 162 publications receiving 3196 citations. Previous affiliations of Ney Calazans include The Catholic University of America & University of Rio Grande.
Papers
More filters
Journal ArticleDOI
HERMES: an infrastructure for low area overhead packet-switching networks on chip
TL;DR: The state of the art in networks on chip is reviewed, an infrastructure called Hermes is described, targeted to implement packet-switching mesh and related interconnection architectures and topologies and the design validation of the Hermes switch is presented.
Proceedings ArticleDOI
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
TL;DR: This work investigates the performance of mapping heuristics in NoC-based MPSoCs with dynamic workloads, targeting NoC congestion minimization, a key cost function to optimize the NoC performance.
Journal ArticleDOI
Dynamic Task Mapping for MPSoCs
TL;DR: This article investigates dynamic task-mapping heuristics targeting reduction of network congestion in network-on-chip (NoC)-based MPSoCs that achieve up to 31% smaller channel load and up to 22% smaller packet latency than other heuristic.
Proceedings ArticleDOI
Virtual channels in networks on chip: implementation and evaluation on hermes NoC
TL;DR: The goal of this work is to describe the implementation of a mechanism to reduce performance penalization due to packet concurrence for network resources in NoCs by using virtual channels, which reduce latency and increase network throughput.
Proceedings ArticleDOI
HeMPS - a framework for NoC-based MPSoC generation
TL;DR: A framework to customize NoC-based MPSoCs with support to static and dynamic task mapping and C/SystemC simulation models for processors and memories is proposed.