B
Bonan Zhang
Researcher at Princeton University
Publications - 6
Citations - 237
Bonan Zhang is an academic researcher from Princeton University. The author has contributed to research in topics: Throughput (business) & Computer science. The author has an hindex of 2, co-authored 4 publications receiving 79 citations.
Papers
More filters
Journal ArticleDOI
In-Memory Computing: Advances and prospects
Naveen Verma,Hongyang Jia,Hossein Valavi,Yinqi Tang,Murat Ozatay,Lung-Yen Chen,Bonan Zhang,Peter Deaville +7 more
TL;DR: An overview of the fundamentals of IMC is provided to better explain these challenges and then promising paths forward among the wide range of emerging research are identified.
Proceedings ArticleDOI
Stochastic Data-driven Hardware Resilience to Efficiently Train Inference Models for Stochastic Hardware Implementations
TL;DR: S-DDHR successfully address different samples of stochastic hardware, which would otherwise suffer degraded performance due to hardware variability, for an in-memory-computing architecture based on magnetoresistive random-access memory (MRAM).
Proceedings ArticleDOI
A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area
TL;DR: In this article, the first MRAM-based In-Memory-Computing (IMC) macro is implemented as a 128-kb array in an advanced-node 22nm FD-SOI technology.
Proceedings ArticleDOI
A 22nm 128-kb MRAM Row/Column-Parallel In-Memory Computing Macro with Memory-Resistance Boosting and Multi-Column ADC Readout
TL;DR: This work advances previous MRAM IMC by improving area-normalized EDP by 60× over and by employing a standard high-density bit cell without additional devices, as in [6].
Journal ArticleDOI
Neural Network Training With Stochastic Hardware Models and Software Abstractions
TL;DR: S-DDHR as discussed by the authors extends the previous approach of DDHR by incorporating the statistical distribution of hardware variations for model-parameter learning, rather than a sample of the distributions, to enable statistical models of computations, amenable for energy/throughput aggressive hardware operating points as well as emerging variation-prone device technologies.