D
Dawit Burusie Abdi
Researcher at Katholieke Universiteit Leuven
Publications - 15
Citations - 612
Dawit Burusie Abdi is an academic researcher from Katholieke Universiteit Leuven. The author has contributed to research in topics: Tunnel field-effect transistor & Field-effect transistor. The author has an hindex of 8, co-authored 13 publications receiving 475 citations. Previous affiliations of Dawit Burusie Abdi include Indian Institutes of Technology & Indian Institute of Technology Delhi.
Papers
More filters
Journal ArticleDOI
Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain
TL;DR: In this article, the authors demonstrated that overlapping the gate on the drain can suppress the ambipolar conduction, which is an inherent property of a tunnel field effect transistor (TFET).
Journal ArticleDOI
In-Built N + Pocket p-n-p-n Tunnel Field-Effect Transistor
TL;DR: In this paper, the authors proposed a charge plasma concept to realize an in-built N petertodd + petertodd pocket without the need for a separate implantation, which overcomes the difficulty of creating a narrow pocket doping and thus makes the p-n-p-n TFET more attractive.
Journal ArticleDOI
Dielectric modulated overlapping gate-on-drain tunnel-FET as a label-free biosensor
TL;DR: In this article, a tunnel field effect transistor (TFET) based biosensor with a nanogap created by overlapping the gate on the drain side is proposed, where the maximum ratio of the drain current with absence and presence of biomolecules, which indicates the sensitivity, is as high as 10 10.
Journal ArticleDOI
Dopingless PNPN tunnel FET with improved performance: Design and analysis
TL;DR: In this paper, a two-dimensional simulation study of a dopingless PNPN TFET with a hetero-gate dielectric is presented, which obviates the need to use ion implantation for the formation of the N+ source pocket.
Journal ArticleDOI
PNPN tunnel FET with controllable drain side tunnel barrier width: Proposal and analysis
TL;DR: In this article, a detailed study of a technique to realize a PNPN tunnel field effect transistor (TFET) with a controllable tunnel barrier width on the drain side is reported.